Abstract: This paper introduces formal algebraic methods for the design of threedimensional (3D) lattice circuits that were discussed in the first part of my article. New regular 3D logic circuits are introduced, where the application of ternary decompositions into regular three-dimensional lattice circuits is shown. Lattice circuits represent an important class of regular logic circuits that allow for local interconnections, predictable timing, fast fault localization, and self-repair. The introduced design methods can be used for the automatic design of logic circuits in 3D for applications and future technologies that require such topologies.
Introduction
Circuit topologies that involve the realization of logic functions in threedimensional space can be very important for future technologies, as it shows that the best way is to place combinational logic functions in a three-dimensional space where all local interconnections are of the same length and global interconnections are only inputs on parallel oblique planes [1, 2, 3, 4] .
A lattice circuit [1] is an important class of regular circuits that generalize the ideas from the well-known Akers arrays [5] , spectral transform decision trees [6] , spectral transform decision diagrams [7, 8, 6, 9] , and symmetric networks [10] . Due to circuit regularity, lattice circuits are useful in many applications including faultrelated issues: (1) fault diagnosis (testing), (2) fault localization, and (3) fault selfrepair. Since more power consumption occurs whenever more global interconnects are used instead of local interconnects in circuit design [11] , lattice circuits offer a good solution for the problem of the increase in using global interconnects since lattice circuits use internally only local interconnects [1] .
Although the concept of symmetry for multiple-valued functions, which is closely related to lattice circuits, have been previously investigated [12, 13] , we are not aware of any published research about expansions into regular structures that have more than two dimensions. The main results of this paper are:
The application of ternary expansions into regular three-dimensional logic circuits. The process of realizing non-symmetric ternary functions in threedimensional lattice circuits. A methodology of joining lattice nodes in three-dimensional space.
The remainder of this paper is organized as follows: ternary Shannon and Davio expansions are presented in Section 2. New families of three-dimensional lattice circuits are presented in Section 3. A complete example of the implementation of the new three-dimensional lattice logic circuits is presented in Section 4. Conclusions are presented in Section 5.
Ternary Shannon and Davio Expansions
Galois field is a fundamental algebraic system that has been used extensively in several applications including circuit design and testing [14, 15, 16] . Radix three Galois field (GF(3)) addition and multiplication are defined as in Tables 1a and 1b,  respectively.   Table 1 A literal is a function of a single variable. 1-Reduced Post Literal (1-RPL) [1] is defined as:
For example 0 x, 1 x, 2 x are the zero, first, and second polarities of the 1-Reduced Post literal, respectively. Also, the ternary shifts of variable x are defined as: x with no shift, x ¼ with one shift, and x ¼¼ with two shifts (i.e., x x · 0, x ¼ x · 1, and x ¼¼ x · 2, respectively), and x can take any value in the set 0,1,2.
The fundamental Shannon decomposition over GF(3) for a ternary function with a single variable is [1, 6, 9] :
Where f 0 is cofactor of f with respect to variable x 0, f 1 is cofactor of f with respect to variable x 1, and f 2 is cofactor of f with respect to variable x 2. Using the addition and multiplication over GF(3) and the axioms of GF(3), it can be shown that the ternary 1-Reduced Post literals, which are defined in Equation (1) , are related to the powers of shifts of variables over GF(3) as follows [1] :
After the substitution of Equations (3) through (11) in Equation (2), and after the minimization of the terms according to the axioms of Galois field, the following Equations are obtained:
Equations (2) and (12) through (14) are the ternary Shannon and Davio decompositions for single variable, respectively. These Equations can be rewritten in the following matrix-based forms, respectively [1, 6, 9] :
where 
Synthesis of Three-Dimensional Shannon and Davio Lattice Circuits
This Section introduces formal methods for the synthesis of 3D lattice circuits that were introduced in the first part of my article. In general, as a convention, let us denote the nodes in the lattice circuit by their three-dimensional Cartesian coordinates; the tuple x y z . Also, let us denote the edge between two nodes x 1 y 1 z 1 and x 2 y 2 z 2 by x 1 y 1 z 1 x 2 y 2 z 2 . This geometrical-based notation will be used in this Section and Section 4.
As will be discussed later, a ternary non-symmetric function is a function that cannot be realized in a 3D lattice circuit without repeating variables [5, 1] . To produce the repetition of variables for an arbitrary non-symmetric ternary function, joining operators are needed to: (1) join the corresponding nodes in 3D space and (2) to produce the corresponding correction functions in order to preserve the output functionality of the three-dimensional lattice circuit. Figure 1 represents such joining for three-dimensional lattice circuits.
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The following sub-Section will introduce the joining rules for the general structure in Figure 1 by utilizing the ternary Shannon decomposition that was introduced in Section 2.
New three-dimensional Shannon lattice circuits
In the following derivation, two correction functions for the case of ternary logic are implemented. In general, for n th radix Galois field logic, no correction functions are needed for lattice circuits with n-valued Shannon nodes as will be shown in Theorem 1. So, for instance, for the case of binary Shannon, no correction functions are needed, due to the fact that all of the Shannon cofactors are disjoint (i.e., no overlap).
Theorem 1 For a lattice circuit with all ternary Shannon nodes, the following is one possible joining rule:
Proof. By joining in Figure 1 the following three Shannon nodes in 3D space: Before joining the nodes:
After joining the nodes:
where N and q are the correction functions, and J is the super-imposed node in Figure 1 . By equalizing Equation (20) 
From Equation (19) one observes the fact that the joining rule of any corresponding Shannon decomposition does not need any correction function. The methodology that has been presented in this sub-Section can be used to derive the joining equations for all possible permutations of the elements in the Shannon matrix S as well.
New three-dimensional Davio lattice circuits
In general, for n th radix Galois logic, at least´n 1µ correction functions are needed for lattice circuits with n-valued Davio nodes. Thus, for instance, one needs a single correction function in the case of binary Davio expansions, and two correction functions for the case of ternary Davio expansions (as will be shown in the following derivations). 
Proof. By joining in Figure 1 the following D 0 nodes: And by following the same procedure that was used in Theorem 1 (i.e., by using the equivalence of node equations before and after joining the nodes), one obtains: 
Proof. The proof of Theorem 3 follows the same methodology that is used to prove Theorem 2.

Theorem 4 . For a lattice circuit with all ternary Davio 2 (D 2 ) nodes, the following is one possible set of joining rules, and correction functions, respectively:
J J 0 (32) N 2a ¼¼ J 0 · E · a ¼¼ J 1 (33) q 2a ¼¼ J 0 · G · a ¼¼ J 2(34)
Proof. The proof of Theorem 4 follows the same methodology that is used to prove Theorem 2.
The methodology which is used in Theorems 2 through 4 can be used to derive the joining equations for all possible permutations of the elements in the ternary Davio matrices D 0 , D 1 , and D 2 .
The structural property of a lattice circuit depends on the functional property of the decomposed function: if the ternary function is symmetric then there is no need to repeat variable(s) to realize the function in three-dimensional lattice circuit, otherwise there is a need to repeat variable(s) and thus the need to use Theorems 1, 2, 3, and 4.
An algorithm for the expansion of ternary functions into threedimensional lattice circuits
This Section introduces, as an example, an algorithm in Table 3 for realizing ternary Shannon expansion of ternary functions in three-dimensional lattice circuits using the joining method that was proposed in Theorem 1. This algorithm is developed for the following convention: in the octant (subspace) that corresponds to the positive x-axis, positive y-axis, and positive z-axis: (1) expand the nodes in-to-out and (2) join the cofactors counter clock wise (CCW). Similar algorithms can be developed for other expansions (e.g., Davio expansions in Theorems 2, 3, 4) as well
The following Section presents a complete example that illustrates the use of the ternary Shannon and Davio spectral transforms in the introduced threedimensional lattice circuits from Sections 3.1 and 3.2, and the algorithm in Table  3 .
Complete Example for the Implementation of Ternary Functions Using the New Three-Dimensional Lattice Circuits
The following example follows one convention for constructing three-dimensional lattice circuits using the iterative process of: (1) ternary expansion (decomposition), (2) ternary joining (collapsing), and (3) mapping internal nodes and leaves (19)) else (set the non-existing nodes to zero apply Equation (19)) ) for all joined nodes ( for each node (Utilizing Equation (2) // for l, m, and n as general positional indices that can be expressed in terms of i, j, and k, respectively //. Expand n´l m nµ into n´l ·1 m nµ , n´l m·1 nµ , n´l m n·1µ ) go to 2 ) else go to 2 2. Utilizing Equation (2) i i · · : Expand n´i j kµ into n´i ·1 j kµ , n´i j·1 kµ , n´i j k·1µ j j · · : Expand n´i j kµ into n´i ·1 j kµ , n´i j·1 kµ , n´i j k·1µ k k · · : Expand n´i j kµ into n´i ·1 j kµ , n´i j·1 kµ , n´i j k·1µ if all nodes are constants with no conflicting values in the same indices then go to 3 else go to 1) 3. end into geometrical 3-D cubes in three-dimensional space. This is done as follows: in the sub-space that corresponds to the positive x-axis, positive y-axis, and positive z-axis, expand the nodes in-to-out and join the cofactors counter clock wise (CCW).
For the following ternary function F in Table 4 , utilizing Figure 1 , the joining operations presented in Equations (19) and (26) through (28) for the ternary Shannon and Davio 0 decompositions, the ternary decompositions from Section 2, and the algorithm from Section 3.3, one obtains the following three-dimensional lattice Table 4 . Ternary-input ternary-output map for the function: 0 a 2 b·2 1 a 0 b· 1 a 1 b· 1 a 2 b·2 2 a 0 b·2 2 a 1 b·2 2 a 2 
circuits that realize the non-symmetric ternary function F in Table 4 and Figures 2  and 3 , respectively. Table 4 :
As an explanation, one obtains the 3D lattice circuit in Figure 2 by utilizing the following procedure from the algorithm in Section 3.3:
Step1: Expanding nodes. Expand the non-symmetric function
in node (0, 0, 0) according to Equation (2), as follows:
Step 2: Joining nodes. By applying the same previous procedure of expanding-joining steps, and utilizing the expansion in Equation (16) ¿ and the joining operations in Theorem 2, one obtains the three-dimensional logic circuit which is presented in Figure 3 . Note that by joining cofactors according to Equations (26) through (28) the repetition of variable b is performed, and therefore a new level in the 3D lattice circuit is obtained to create leaves with non-conflicting values.
By observing Figures 2 and 3 , one obtains the following size-based comparison results shown in Table 5 . Table 5 . Size-based comparison between the lattice realizations in Figures 2 and 3, for the non-symmetric function: One can note, for example, that while the Shannon lattice circuit in Figure 2 has only one zero-valued leaf, Davio 0 lattice circuit in Figure 3 has six zero-valued leaves. This is important especially in hardware implementation when considering power consumption in such lattice realizations, since value "0" represents ground ( Figure 4a ) and thus does not need to be supplied from a power supply (i.e., theoretically needs zero power) in contrast to value "1" (Figure 4b ) and value "2" ( Figure  4c ) that are obtained from a power supply and thus consume power. As an initial evaluation insight, the example in this Section also shows the importance of performing the correct internal node type selection (e.g., Shannon nodes in Figure 2 and Davio 0 nodes in Figure 3 ) in order to obtain optimal results for the criterion (or criteria) which one is designing for, i.e., power consumption, size, delay, etc.
Conclusions
Lattice circuits represent an important topology for the synthesis of discrete functions. Formal methods for the synthesis of three-dimensional lattice circuits are introduced in this paper. The new 3D lattice circuits generalize the concept of twodimensional 4-neighbor lattice circuits into three-dimensional 6-neighbor lattice circuits. The implementation of the ternary Shannon and Davio expansions into regular three-dimensional logic circuits is shown. The three-dimensional joining rules of the ternary Shannon and Davio decompositions are derived, and thereafter the corresponding three-dimensional lattice circuits are constructed.
